MNE_2202_-_Project.pdf

(388 KB) Pobierz
Interfacing a VGA Monitor to Xilinx XC3S200 FPGA
Lecturer:
Dr. Edward Gatt
ejgatt@eng.um.edu.mt
Laboratory Tutors:
Dr. Ivan Grech
igrech@eng.um.edu.mt
Mr. Owen Casha
owen.casha@um.edu.mt
Assessment:
60 % Examination
40 % Assignment Î Tutorial Sheet (20%) / Project (20%)
Objectives
Design a simple 3-bit VGA Controller using a VHDL code
Implement the controller such that a VGA monitor can be interfaced to a
Xilinx XC3S200 FPGA
N.B. Since the implementation will be made on the Spartan-3 Starter Kit Board, the
students are encouraged to read through the following user guide before
starting their assignment:
http://lark.tu-sofia.bg/asic/labs/s3demo/Digilent_S3.pdf
to familiarise with its environment. In addition this document includes
information on the VGA Display interfacing.
Architecture Proposal
clk_in
arst_in
colour_in[2:0]
clk_in
arst_in
colour_in[2:0]
clk_in
arst_in
colour_in[2:0]
clk_in
arst_in
colour_in[2:0]
clk_in
arst_in
colour_in[2:0]
clk_in
arst_in
colour_in[2:0]
VGA Controller
VGA Controller
VGA Controller
VGA Controller
N/O
Button Switch
N/O
Button Switch
25 MHz
25 MHz
25 MHz
red_out
green_out
blue_out
red_out
green_out
blue_out
red_out
green_out
blue_out
red_out
green_out
blue_out
red_out
green_out
blue_out
red_out
green_out
blue_out
hs_out
vs_out
hs_out
vs_out
hs_out
vs_out
hs_out
vs_out
hs_out
vs_out
hs_out
vs_out
Dip Switches
Dip Switches
MNE 2202 Î Hardware Description Languages
1/4
960202604.290.png 960202604.301.png 960202604.312.png 960202604.323.png 960202604.001.png 960202604.012.png 960202604.023.png 960202604.034.png 960202604.045.png 960202604.055.png 960202604.066.png 960202604.077.png 960202604.088.png 960202604.099.png 960202604.110.png 960202604.121.png 960202604.132.png 960202604.142.png 960202604.153.png 960202604.164.png 960202604.175.png 960202604.186.png 960202604.197.png 960202604.208.png 960202604.219.png 960202604.230.png 960202604.241.png 960202604.252.png 960202604.263.png 960202604.265.png 960202604.266.png 960202604.267.png 960202604.268.png 960202604.269.png 960202604.270.png 960202604.271.png 960202604.272.png 960202604.273.png 960202604.274.png 960202604.275.png 960202604.276.png 960202604.277.png 960202604.278.png 960202604.279.png 960202604.280.png 960202604.281.png 960202604.282.png 960202604.283.png 960202604.284.png 960202604.285.png 960202604.286.png 960202604.287.png 960202604.288.png 960202604.289.png 960202604.291.png 960202604.292.png 960202604.293.png 960202604.294.png 960202604.295.png 960202604.296.png 960202604.297.png 960202604.298.png 960202604.299.png 960202604.300.png 960202604.302.png 960202604.303.png 960202604.304.png 960202604.305.png 960202604.306.png 960202604.307.png 960202604.308.png 960202604.309.png 960202604.310.png 960202604.311.png 960202604.313.png 960202604.314.png 960202604.315.png 960202604.316.png 960202604.317.png 960202604.318.png 960202604.319.png 960202604.320.png 960202604.321.png 960202604.322.png 960202604.324.png 960202604.325.png 960202604.326.png 960202604.327.png 960202604.328.png 960202604.329.png 960202604.330.png 960202604.331.png 960202604.332.png 960202604.333.png 960202604.002.png 960202604.003.png 960202604.004.png 960202604.005.png 960202604.006.png 960202604.007.png 960202604.008.png 960202604.009.png 960202604.010.png 960202604.011.png 960202604.013.png 960202604.014.png 960202604.015.png 960202604.016.png 960202604.017.png 960202604.018.png 960202604.019.png 960202604.020.png 960202604.021.png 960202604.022.png 960202604.024.png 960202604.025.png 960202604.026.png 960202604.027.png 960202604.028.png 960202604.029.png 960202604.030.png 960202604.031.png 960202604.032.png 960202604.033.png 960202604.035.png 960202604.036.png 960202604.037.png 960202604.038.png 960202604.039.png 960202604.040.png 960202604.041.png 960202604.042.png 960202604.043.png 960202604.044.png 960202604.046.png
 
Input/Output Requirements:
clk_in
Main synchronization clock signal
arst_in
Asynchronous reset
colour_in [2:0]
Input data word which determines the colour of the
circle
red_out
Red Colour Enable
green_out
Green Colour Enable
blue_out
Blue Colour Enable
hs_out
Horizontal sync signal
colour_in = Ð100Ñ
vs_out
Vertical sync signal
Problem Description
colour_in 2 colour_in 1 colour_in 0
Circle Colour
Background
Colour
0
0
0
BLACK
WHITE
0
0
1
BLUE
0
1
0
GREEN
0
1
1
CYAN
1
0
0
RED
BLACK
1
0
1
MAGENTA
1
1
0
YELLOW
1
1
1
WHITE
The function of the VGA controller is to display a coloured circle located at the centre
of the screen and that has a radius of 250 pixels. The colour of the circle and that of
the background should be controlled by the user via the three dip switches connected
to the COLOUR_IN 3-bit bus according to the above table. The monitor should be
operated on a 640 x 480 resolution mode with refresh rate of 60 Hz.
The equation of a circle is given by:
(
) (
)
2
2
2
Y
Y
+
X
X
=
R
1
1
(
) (
) (
) (
)
Y
Y
×
Y
Y
+
X
X
×
X
X
=
R
×
R
1
1
1
1
where R is the radius of the circle and ( X 1 , Y 1 ) are the coordinates of the centre of the
circle.
MNE 2202 Î Hardware Description Languages
2/4
960202604.047.png 960202604.048.png 960202604.049.png 960202604.050.png 960202604.051.png 960202604.052.png 960202604.053.png 960202604.054.png 960202604.056.png 960202604.057.png 960202604.058.png 960202604.059.png 960202604.060.png 960202604.061.png 960202604.062.png 960202604.063.png 960202604.064.png 960202604.065.png 960202604.067.png 960202604.068.png 960202604.069.png 960202604.070.png 960202604.071.png 960202604.072.png 960202604.073.png 960202604.074.png 960202604.075.png 960202604.076.png 960202604.078.png 960202604.079.png 960202604.080.png 960202604.081.png 960202604.082.png 960202604.083.png 960202604.084.png 960202604.085.png 960202604.086.png 960202604.087.png 960202604.089.png 960202604.090.png 960202604.091.png 960202604.092.png 960202604.093.png 960202604.094.png 960202604.095.png 960202604.096.png 960202604.097.png 960202604.098.png 960202604.100.png 960202604.101.png 960202604.102.png 960202604.103.png 960202604.104.png 960202604.105.png 960202604.106.png 960202604.107.png 960202604.108.png 960202604.109.png 960202604.111.png 960202604.112.png 960202604.113.png 960202604.114.png 960202604.115.png 960202604.116.png 960202604.117.png 960202604.118.png 960202604.119.png 960202604.120.png 960202604.122.png 960202604.123.png 960202604.124.png 960202604.125.png 960202604.126.png 960202604.127.png 960202604.128.png 960202604.129.png 960202604.130.png 960202604.131.png 960202604.133.png 960202604.134.png 960202604.135.png 960202604.136.png
 
VGA Port on the Spartan-3 Development Board
MNE 2202 Î Hardware Description Languages
3/4
960202604.137.png 960202604.138.png 960202604.139.png 960202604.140.png 960202604.141.png 960202604.143.png 960202604.144.png 960202604.145.png 960202604.146.png 960202604.147.png 960202604.148.png 960202604.149.png 960202604.150.png 960202604.151.png 960202604.152.png 960202604.154.png 960202604.155.png 960202604.156.png 960202604.157.png 960202604.158.png 960202604.159.png 960202604.160.png 960202604.161.png 960202604.162.png 960202604.163.png 960202604.165.png 960202604.166.png 960202604.167.png 960202604.168.png 960202604.169.png 960202604.170.png 960202604.171.png 960202604.172.png 960202604.173.png 960202604.174.png 960202604.176.png 960202604.177.png 960202604.178.png 960202604.179.png 960202604.180.png 960202604.181.png 960202604.182.png 960202604.183.png 960202604.184.png 960202604.185.png 960202604.187.png 960202604.188.png 960202604.189.png 960202604.190.png 960202604.191.png 960202604.192.png 960202604.193.png 960202604.194.png 960202604.195.png 960202604.196.png 960202604.198.png 960202604.199.png 960202604.200.png 960202604.201.png
25 MHZ
MNE 2202 Î Hardware Description Languages
4/4
960202604.202.png 960202604.203.png 960202604.204.png 960202604.205.png 960202604.206.png 960202604.207.png 960202604.209.png 960202604.210.png 960202604.211.png 960202604.212.png 960202604.213.png 960202604.214.png 960202604.215.png 960202604.216.png 960202604.217.png 960202604.218.png 960202604.220.png 960202604.221.png 960202604.222.png 960202604.223.png 960202604.224.png 960202604.225.png 960202604.226.png 960202604.227.png 960202604.228.png 960202604.229.png 960202604.231.png 960202604.232.png 960202604.233.png 960202604.234.png 960202604.235.png 960202604.236.png 960202604.237.png 960202604.238.png 960202604.239.png 960202604.240.png 960202604.242.png 960202604.243.png 960202604.244.png 960202604.245.png 960202604.246.png 960202604.247.png 960202604.248.png 960202604.249.png 960202604.250.png 960202604.251.png 960202604.253.png 960202604.254.png 960202604.255.png 960202604.256.png 960202604.257.png 960202604.258.png 960202604.259.png 960202604.260.png 960202604.261.png 960202604.262.png 960202604.264.png
Zgłoś jeśli naruszono regulamin