12.pdf

Asynchronous Circuit Design. Chris J. Myers

ISBNs: 0-471-41543-X (Hardback); 0-471-22414-6 (Electronic)

References

1. M. Abadi and L. Lamport.

An old-fashioned

recipe for real time, 1993.

2. M. Afghahi and C. Svensson. Performance

of synchronous and asynchronous

schemes for VLSI systems. IEEE Transactions

on Computers, 41(7):858-872,

July 1992.

3. V. Akella. An Integrated Framework for the Automatic

Synthesis of Eficient

Self- Timed Circuits from Behavioral Specifications.

PhD thesis, University

Utah, 1992.

4. V. Akella and G. Gopalakrishnan. SHILPA: A high-level synthesis system

for self-timed circuits. In Proc. International Conference on Computer-Aided

Design (ICCAD), pages 587-591. IEEE Computer Society Press, Los Alamitos,

CA, November 1992.

5. V. Akella and G. Gopalakrishnan.

Specification

and validation

of control-

intensive

IC’s in hopCP.

IEEE Transactions

on Software

Engineering,

20(6):405-423, 1994.

6. V. Akella, N. H. Vaidya, and G. R. Redinbo.

Asynchronous

comparison-

based decoders for delay-insensitive

codes. IEEE Transactions

on Computers,

47(7):802-811, July 1998.

7. R. Alur. Techniques for Automatic

Verification

of Real-Time Systems. PhD

thesis, Stanford University, August 1991.

8. R. Alur and D. L. Dill. A theory of timed automata.

Theoretical

Computer

Science, 126: 183-235, 1994.

9. R. Alur and R. P. Kurshan. Timing analysis in cospan. In Hybrid Systems III.

Springer-Verlag,

New York, 1996.

365

366

REFERENCES

10. S. S. Appleton, S. V. Morton, and M. J. Liebelt. The design of a fast asyn-

chronous microprocessor. IEEE Technical Committee on Computer Architec-

ture Newsletter, October 1995.

11. D. B. Armstrong, A. D. Friedman, and P. R. Menon. Realization of asyn-

chronous sequential circuits without inserted delay elements. IEEE Transac-

tions on Computers, C-17(2):129-134, February 1968.

12. D. B. Armstrong, A. D. Friedman, and P. R. Menon. Design of asynchronous

circuits assuming unbounded gate delays. IEEE Transactions

on Computers,

C-18(12):1110-1120, December 1969.

13. F. Asai, S. Komori, and T. Tamura. Self-timed design for a data-driven mi-

croprocessor. IEICE Transactions, E 74(11):3757-3765, November 1991.

14. Proc. 6th International Symposium on Advanced Research in Asynchronous

Circuits and Systems (ASYNC 2000), Eilat, Israel, April 2000. IEEE Computer

Society Press, Los Alamitos, CA.

15. Proc. 7th International Symposium on Asynchronous Circuits and Systems

(ASYNC 2001), Salt Lake City, UT, March 2001. IEEE Computer Society

Press, Los Alamitos, CA.

16. Proc. International Symposium on Advanced Research in Asynchronous Cir-

cuits and Systems (ASYNC’94), Salt Lake City, UT, November 1994. IEEE

Computer Society Press, Los Alamitos, CA.

17. Proc. 2nd International Symposium on Advanced Research in Asynchronous

Circuits and Systems (ASYNC’96), A izu-Wakamatsu, Fukushima, Japan,

March 1996. IEEE Computer Society Press, Los Alamitos, CA.

18. Proc. 3rd International Symposium on Advanced Research in Asynchronous

Circuits and Systems (ASYNC’97), Eindhoven, The Netherlands, April 1997.

IEEE Computer Society Press, Los Alamitos, CA.

19. Proc. 4th International Symposium on Advanced Research in Asynchronous

Circuits and Systems (ASYNC’98), S an Diego, CA, April 1998. IEEE Com-

puter Society Press, Los Alamitos, CA.

20. Proc. 5th InternationaL Symposium on Advanced Research in Asynchronous

Circuits and Systems (ASYNC’99), Barcelona, Spain, April 1999. IEEE Com-

puter Society Press, Los Alamitos, CA.

21. A. Bailey, G. A. McCaskill, and G. J. Milne. An exercise in the automatic

verification of asynchronous designs. Formal Methods in System Design, 4:213-

242, 1994.

22. T. S. Balraj and M. J. Foster. Miss Manners: A specialized silicon compiler

for synchronizers. In Charles E. Leierson, editor, Advanced Research in VLSI,

pages 3-20. MIT Press, Cambridge, MA, April 1986.

23. J. C. Barros and B. W. Johnson. Equivalence of the arbiter, the synchronizer,

the latch, and the inertial delay. IEEE Transactions

on Computers, 32(7):603-

614, July 1983.

24. W. S. Bartky. A theory of asynchronous circuits III. Technical Report 96,

University of Illinois, Urbana, IL, 1960.

REFERENCES

367

25. P. Beerel and T. H.-Y. Meng. Automatic gate-level synthesis of speed-

independent circuits. In Proc. International Conference on Computer-Aided

Design (ICCAD), pages 581-587. IEEE Computer Society Press, Los Alami-

tos, CA, November 1992.

26. P. A. Beerel, J. R. Burch, and T. H.-Y. Meng. Checking combinational equiva-

lence of speed-independent circuits. FormaZ Methods in System Design, March

1998.

27. P. A. Beerel and T. H.-Y. Meng. Semi-modularity and testability of speed-

independent circuits. Integration, the VLSI Journal, 13(3):301-322, September

1992.

28. P. A. Beerel, T. H.-Y. Meng, and J. Burch. Efficient verification of determinate

speed-independent circuits. In Proc. International Conference on Computer-

Aided Design (ICCAD), pages 261-267. IEEE Computer Society Press, Los

Alamitos, CA, November 1993.

29. P. A. Beerel, C. J. Myers, and T. H.-Y. Meng. Covering conditions and algo-

rithms for the synthesis of speed-independent circuits. IEEE Transactions on

Computer-Aided Design, March 1998.

30. J. Beister. A unified approach to combinational hazards. IEEE Transactions

on Computers, C-23(6), 1974.

31. W. Belluomini. Algorithms for the Synthesis and Verification of Timed Circuits

and Systems. PhD thesis, University of Utah, 1999.

32. W. Belluomini and C. J. Myers. Verification of timed systems using posets.

In Proc. International Conference on Computer Aided Verification. Springer-

Verlag, New York, 1998.

33. W. Belluomini and C. J. Myers. Timed state space exploration using posets.

IEEE Transactions on Computer-Aided Design, 19(5):501-520, May 2000.

34. W. Belluomini and C. J. Myers. Timed circuit verification using tel structures.

IEEE Transactions on Computer-Aided Design, 20(1):129-146, January 2001.

35. C. H. van Berkel and C. E. Molnar. Beware the three-way arbiter. IEEE

Journal of Solid-State Circuits, 34(6):840-848, June 1999.

36. K. v. Berkel. Handshake Circuits: An Intermediary Between Communicating

Processes and VLSI. PhD thesis, Eindhoven University of Technology, 1992.

37. K. v. Berkel. Handshake Circuits: An Asynchronous Architecture for VLSI

Programming, volume 5 of International Series on Parallel Computation. Cam-

bridge University Press, New York, 1993.

38. K. v. Berkel, R. Burgess, J. Kessels, A. Peeters, M. Roncken, and F. Schalij.

A fully-asynchronous low-power error corrector for the DCC player. IEEE

Journal of So&d-State Circuits, 29( 12):1429-1439, December 1994.

39. K. v. Berkel, J. Kessels, M. Roncken, R. Saeijs, and F. Schalij. The VLSI-

programming language Tangram and its translation into handshake circuits.

In Proc. European Conference on Design Automation (EDAC), pages 384-389,

1991.

40. K. v. Berkel and M. Rem. VLSI programming of asynchronous circuits for low

power. In G. Birtwistle and A. Davis, editors, Asynchronous Digital Circuit

368

REFERENCES

41.

Design, Workshops in Computing, pages 152-210. Springer-Verlag, New York,

1995.

C. Berthet and E. Cerny. An algebraic model for asynchronous circuits verifi-

cation. IEEE Transactions on Computers, 37(7):835-847, July 1988.

A. Blake. Canonical Expressions in Boolean Algebra. PhD thesis, University

of Chicago, 1937.

M. Blaum and J. Bruck. Coding for skew-tolerant parallel asynchronous

communications. IEEE Transactions

42.

43.

on Information

Theory, 39(2):379-388,

March 1993.

M. Blaum and J. Bruck. Delay-insensitive pipelined communication on parallel

buses. IEEE Transactions on Computers, 44(5):660-668, May 1995.

M. Bozga, 0. Maler, A. Pnueli, and S. Yovine. Some progress in the symbolic

verification of timed automata. In Proc. InternationaL

44.

45.

Conference on Computer

46.

Aided Verification, 1997.

H. C. Brearley. ILLIAC II: A short description and annotated bibliography.

IEEE Transactions on Computers, 14(6):399-403, June 1965.

J. G. Bredeson. Synthesis of multiple-input change hazard-free combinational

switching circuits without feedback. International

47.

Journal of Electronics (GB),

48.

39(6):615-624, December 1975.

J. G. Bredeson and P. T. Hulina. Elimination of static and dynamic hazards

for multiple input changes in combinational switching circuits. Information

and ControZ, 20: 114-224, 1972.

F. Brown. Boolean Reasoning: The Logic of Boolean Equations. Kluwer Aca-

demic Publishers, Boston, 1990.

M. C. Browne, E. M. Clarke, D. L. Dill, and B. Mishra. Automatic verification

of sequential circuits using temporal logic. IEEE Transactions

49.

50.

on Computers,

51.

35( 12):1035-1044, December 1986.

J. Bruno and S. M. Altman. A theory of asynchronous control networks. IEEE

Transactions on Computers, 20(6):629-638, June 1971.

E. Brunvand. Translating Concurrent Communicating Programs into Asyn-

chronous Circuits. PhD thesis, Carnegie Mellon University, 1991.

E. Brunvand. Designing self-timed systems using concurrent programs. Journal

of VLSI Signal Processing, 7( l/2):47-59, February 1994.

J. A. Brzozowski and J. C. Ebergen. On the delay-sensitivity of gate networks.

IEEE Transactions on Computers, 41(11):1349-1360, November 1992.

J. A. Brzozowski and C.-J. Seger. A characterization of ternary simulation of

gate networks. IEEE Transactions

52.

53.

54.

55.

on Computers, C-36( 11):1318-1327, Novem-

56.

ber 1987.

J. A. Brzozowski and C.-J. Seger. A unified framework for race analysis of

asynchronous networks. Journal of the ACM, 36(1):20-45, January 1989.

J. A. Brzozowski and C.-J. H. Seger. Asynchronous

57.

Circuits. Springer-Verlag,

New York, 1995.

REFERENCES

369

58. J. A. Brzozowski and S. Singh. Definite asynchronous sequential circuits. IEEE

Transactions on Computers, C-17( 1):18-26, January 1968.

59. J. A. Brzozowski and M. Yoeli. Practical approach to asynchronous gate net-

works. Proceedings of the IEE, 123(6):495-498, June 1976.

60. J. A. Brzozowski and M. Yoeli. On a ternary model of gate networks. IEEE

Transactions on Computers, C-28(3):178-184, March 1979.

61. J. R. Burch. Combining ctl, trace theory and timing models. In Proc. First

Workshop on Automatic Verification Methods for Finite State Systems, 1989.

62. J. R. Burch. Modeling timing assumptions with trace theory. In Proc. Inter-

national Conference on Computer Design (ICCD), 1989.

63. J. R. Burch. Trace Algebra for Automatic

Verification

of Real-Time

Concur-

rent Systems. PhD thesis, Carnegie Mellon University, 1992.

64. S. M. Burns. Automated compilation of concurrent programs into self-timed

circuits. Master’s thesis, California Institute of Technology, 1988.

65. S. M. Burns. Performance

Analysis and Optimization

of Asynchronous

Cir-

cuits. PhD thesis, California Institute of Technology, 1991.

66. S. M. Burns. General condition for the decomposition of state holding elements.

In Proc. International Symposium on Advanced Research in Asynchronous Cir-

cuits and Systems. IEEE Computer Society Press, Los Alamitos, CA, March

1996.

67. S. M. Burns and A. J. Martin. Syntax-directed translation of concurrent pro-

grams into self-timed circuits. In J. Allen and F. T. Leighton, editors, Advanced

Research in VLSI, pages 35-50. MIT Press, Cambridge, MA, 1988.

68. S. M. Burns and A. J. Martin. Synthesis of self-timed circuits by program

transformation. In G. J. Milne, editor, The Fusion of Hardware Design and

Verification, pages 99-116. Elsevier Science Publishers, New York, 1988.

69. J. Calve, J. I. Acha, and M. Valencia. Asynchronous modular arbiter. IEEE

Transactions on Computers, 35( 1):67-70, January 1986.

70. I. Catt. Time loss through gating of asynchronous logic signal pulses. IEEE

Transactions on EZectronic Computers, EC-15:108-111, February 1966.

71. S. Chakraborty. Polynomial- Time Techniques for Approximate Timing Anal-

ysis of Asynchronous Systems. PhD thesis, Stanford University, August 1998.

72. S. Chakraborty, D. L. Dill, and K. Y. Yun. Min-max timing analysis and an

application to asynchronous circuits. Proceedings of the IEEE, 87(2):332-346,

February 1999.

73. S. T. Chakradhar, S. Banerjee, R. K. Roy, and D. K. Pradhan. Synthesis

of initializable asynchronous circuits. IEZE Transactions

on VLSI Systems,

4(2):254-263, June 1996.

74. V. Chandramouli, E. Brunvand, and K. F. Smith. Self-timed design in GaAs:

Case study of a high-speed, parallel multiplier. IEEE Transactions

on VLSI

Systems, 4( 1):146-149, March 1996.

75. T. J. Chaney and C. E. Molnar. Anomalous behavior of synchronizer and

arbiter circuits. IEEE Transactions

on Computers, C-22(4):421-422, April

1973.

Plik z chomika:

Inne pliki z tego folderu:

Inne foldery tego chomika: