TDA836_X.PDF

(242 KB) Pobierz
11039373 UNPDF
Philips Semiconductors
Objective specication
Integrated PAL and PAL/NTSC TV
processors
TDA8360; TDA8361; TDA8362
FEATURES
Available in TDA8360, TDA8361
and TDA8362
·
Additional features
TDA8360
·
Alignment-free PAL colour decoder
for all PAL standards, including
PAL-N and PAL-M.
GENERAL DESCRIPTION
The TDA8360, TDA8361 and
TDA8362 are single-chip TV
processors which contain nearly all
small signal functions that are
required for a colour television
receiver. For a complete receiver the
following circuits need to be added:
a base-band delay line (TDA4661),
a tuner and output stages for audio,
video and horizontal and vertical
deflection.
Because of the different functional
contents of the ICs the set maker can
make the optimum choice depending
on the requirements for the receiver.
The TDA8360 is intended for simple
PAL receivers (all PAL standards,
including PAL-N and PAL-M are
possible).
The TDA8361 contains a PAL/NTSC
decoder and has an A/V switch.
For real multistandard applications
the TDA8362 is available. In addition
to the extra functions which are
available in the TDA8361, the
TDA8362 can handle signals with
positive modulation and it supplies
the signals which are required for the
SECAM decoder TDA8395.
Vision IF amplifier with high
sensitivity and good differential
gain and phase
·
Multistandard FM sound
demodulator (4.5 MHz to 6.5 MHz)
TDA8361
·
PAL/NTSC colour decoder with
automatic search system
·
Integrated chrominance trap and
bandpass filters (automatically
calibrated)
·
Source selection for external
audio/video (A/V) inputs (separate
Y/C signals can also be applied).
·
Integrated luminance delay line
·
RGB control circuit with linear RGB
inputs and fast blanking
TDA8362
·
·
Horizontal synchronization with two
control loops and alignment-free
horizontal oscillator without
external components
Multistandard vision IF circuit
(positive and negative modulation)
·
PAL/NTSC colour decoder with
automatic search system
·
Vertical count-down circuit
(50/60 Hz) and vertical preamplifier
·
Source selection for external
A/V inputs (separate Y/C signals
can also be applied)
·
Low dissipation (700 mW)
·
Small amount of peripheral
components compared with
competition ICs
·
Easy interfacing with the TDA8395
(SECAM decoder) for
multistandard applications.
·
Only one adjustment (vision IF
demodulator)
·
The supply voltage for the ICs is
8 V. They are mounted in a shrink
DIL envelope with 52 pins and are
pin compatible.
ORDERING INFORMATION
EXTENDED TYPE
NUMBER
PACKAGE
PINS
PIN POSITION
MATERIAL
CODE
TDA8360
52
shrink DIL
plastic
SOT247AG
TDA8361
52
shrink DIL
plastic
SOT247AG
TDA8362
52
shrink DIL
plastic
SOT247AG
March 1994
2
11039373.061.png 11039373.072.png 11039373.083.png
Philips Semiconductors
Objective specication
Integrated PAL and PAL/NTSC TV
processors
TDA8360; TDA8361; TDA8362
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
V P
supply voltage
7.2
8.0
8.8
V
I P
supply current
-
80
-
mA
Input voltages
V 45,46(rms)
video IF amplier sensitivity (RMS value)
-
70
100
m V
V 5(rms)
sound IF amplier sensitivity (RMS value)
-
1
-
mV
V 6(rms)
external audio input (RMS value)
TDA8361, TDA8362
-
350
-
mV
V 15(p-p)
external CVBS input (peak-to-peak value)
TDA8361, TDA8362
-
1
-
V
V 22,23,24(p - p) RGB inputs (peak-to-peak value)
-
0.7
-
V
Output signals
V O(p-p)
demodulated CVBS output
(peak-to-peak value)
-
2.4
-
V
I 47
tuner AGC control current
0
-
5
mA
V 44
AFC output voltage swing
-
6
-
V
V 50(rms)
audio output voltage (RMS value)
-
700
-
mV
V 18,19,20(p-p) RGB output signal amplitudes
(peak-to-peak value)
-
4
-
V
I 37
horizontal output current
10
-
-
mA
I 43
vertical output current
1
-
-
mA
Control voltages
V control
control voltages for Volume, Contrast,
Saturation, Brightness, Hue and Peaking
0
-
5
V
March 1994
3
11039373.094.png 11039373.001.png 11039373.012.png
flyback
sandcastle
VRAMP
PH1LF
PH2LF
FBI/SCO
DEC AGC
TUNE ADJ
VOUT
XTAL1
XTAL2
AGCOUT
VFB
VSTART
HOUT
47
49
48
43
41
42
40
36
39
38
37
34
35
IFIN1
IFIN2
45
46
IF
AMPLIFIER
AGC
VERTICAL
OUTPUT
PHASE 1
PHASE 2
XTAL
OSCILLATOR
IFDEM1
2
3
DEMODULATOR
AFC AND
SAMPLE-
AND-HOLD
VERTICAL
DIVIDER
LINE
OSCILLATOR
TUNING
COLOUR
KILLERS
PHASE
DETECTOR
33
IFDEM2
DET
44
AFCOUT
30
31
R- Y output
IFOUT
7
VIDEO
AMPLIFIER
VIDEO
IDENTIFICATION
H AND V
SEPARATION
COINCIDENCE
DETECTOR
ACC
AMPLIFIER
PAL
IDENTIFICATION
D EMODULATOR
to
TDA4661
4
B-Y output
IDENT
26
8
SAT
DEC DIG
28
29
B-Y input
NOISE
DETECTOR
POWER
RESET
CHROMINANCE
BANDPASS
CLAMPS
SET
from
TDA4661
TEST
SUPPLY
MATRIX
R-Y input
AUDEEM
1
AUOUT
50
22
23
24
RIN
GIN
BIN
PREAMPLIFIER
MUTE
TRAP AND
BYPASS
Y DELAY
PEAKING
LUMINANCE
MATRIX
CLAMP
SWITCH
VOLUME
TUNING
DEC DE M
51
21
RGBIN
LIMITER
PLL
TDA8360
PWL
OUTPUT
STAGES
18
19
20
BOUT
GOUT
ROUT
5
11
9
10
52
12
13
14
25
17
SOIF
MLA621 - 1
CVBS INT
PEAKIN
CON
BRI
volume
control
GND2 GND1 V P
DEC BG
DEC FT
Fig.1 Block diagram for TDA8360.
11039373.013.png 11039373.014.png 11039373.015.png 11039373.016.png 11039373.017.png 11039373.018.png 11039373.019.png 11039373.020.png 11039373.021.png 11039373.022.png 11039373.023.png 11039373.024.png 11039373.025.png 11039373.026.png 11039373.027.png 11039373.028.png 11039373.029.png 11039373.030.png 11039373.031.png 11039373.032.png 11039373.033.png 11039373.034.png 11039373.035.png 11039373.036.png 11039373.037.png 11039373.038.png 11039373.039.png 11039373.040.png 11039373.041.png 11039373.042.png 11039373.043.png 11039373.044.png 11039373.045.png 11039373.046.png
flayback
sandcastle
VRAMP
PH1LF
PH2LF
FBI/SCO
TUNE ADJ
DEC AGC
VOUT
XTAL1
XTAL2
AGCOUT
VFB
VSTART
HOUT
47
49
48
43
41
42
40
36
39
38
37
34
35
IFIN1
IFIN2
45
46
IF
AMPLIFIER
AGC
VERTICAL
OUTPUT
PHASE 1
PHASE 2
XTAL
OSCILLATOR
HUE
CONTROL
27
HUE
IFDEM1
2
3
DEMODULATOR
AFC AND
SAMPLE-
AND-HOLD
VERTICAL
DIVIDER
LINE
OSCILLATOR
TUNING
COLOUR
KILLERS
PHASE
DETECTOR
33
IFDEM2
44
DET
AFCOUT
30
31
R- Y output
IFOUT
7
VIDEO
AMPLIFIER
VIDEO
IDENTIFICATION
H AND V
SEPARATION
COINCIDENCE
DETECTOR
ACC
AMPLIFIER
SYSTEM
MANAGER
DEMODULATOR
to
TDA4661
4
B-Y output
IDENT
26
8
SAT
DEC DIG
28
29
B-Y input
NOISE
DETECTOR
POWER
RESET
CHROMINANCE
BANDPASS
CLAMPS
SET
from
TDA4661
TEST
SUPPLY
MATRIX
AUDEEM
R-Y input
1
EXTAU
6
22
23
24
AUOUT
50
VOLUME
PREAMPLIFIER
MUTE
TUNING
TRAP AND
BYPASS
Y DELAY
PEAKING
LUMINANCE
MATRIX
CLAMP
SWITCH
RIN
GIN
BIN
DEC DE M
21
51
RGBIN
TDA8361
LUMINANCE
SWITCH
CHROMINANCE
SWITCH
OUTPUT
STAGES
18
19
20
BOUT
GOUT
ROUT
LIMITER
PLL
PWL
5
SOIF
11
9
10
52
12
13
15
14
16
25
17
MLA622 - 1
volume
control
CVBS INT
CVBS EXT
CHROMA
CON
BRI
GND2 GND1 V P
PEAKIN
DEC BG
DEC FT
Fig.2 Block diagram for TDA8361.
11039373.047.png 11039373.048.png 11039373.049.png 11039373.050.png 11039373.051.png 11039373.052.png 11039373.053.png 11039373.054.png 11039373.055.png 11039373.056.png 11039373.057.png 11039373.058.png 11039373.059.png 11039373.060.png 11039373.062.png 11039373.063.png 11039373.064.png 11039373.065.png 11039373.066.png 11039373.067.png 11039373.068.png 11039373.069.png 11039373.070.png 11039373.071.png 11039373.073.png 11039373.074.png 11039373.075.png 11039373.076.png 11039373.077.png 11039373.078.png 11039373.079.png 11039373.080.png 11039373.081.png 11039373.082.png 11039373.084.png 11039373.085.png 11039373.086.png
flyback
sandcastle
VRAMP
PH1LF
PH2LF
FBI/SCO
DEC AGC
AFCOUT
AUOUT
AGCOUT
VOUT
XTAL1
XTAL2
XTALOUT
IDENT
VFB
VSTART
HOUT
HUE
4
50
47
48
44
43
41
42
40
36
39
38
37
34
35
32
27
IFIN1
IFIN2
TUNE ADJ
45
46
49
2
IF
AMPLIFIER
AGC
VERTICAL
OUTPUT
PHASE 1
PHASE 2
XTAL
OSCILLATOR
HUE
CONTROL
IFDEM1
3
DEMODULATOR
AFC AND
SAMPLE-
AND-HOLD
VERTICAL
DIVIDER
LINE
OSCILLATOR
TUNING
SYSTEM
MANAGER
PHASE
DETECTOR
33
IFDEM2
IFOUT
DET
7
30
31
R- Y output
VIDEO
IDENTIFICATION
VIDEO
AMPLIFIER
POWER
RESET
H AND V
SEPARATION
COINCIDENCE
DETECTOR
COLOUR
KILLERS
D EMODULATOR
to
TDA4661
B-Y output
AUDEEM
EXTAU
1
6
28
29
B-Y input
TDA8362
from
TDA4661
SWITCH
VOLUME
PREAMPLIFIER
MUTE
NOISE
DETECTOR
ACC
AMPLIFIER
MATRIX
CLAMPS
SET
R-Y input
DEC DE M
51
5
LIMITER
PLL
TRAP AND
BYPASS
CHROMINANCE
SWITCH
CHROMINANCE
BANDPASS
LUMINANCE
MATRIX
CLAMP
SWITCH
22
23
24
RIN
GIN
BIN
SOIF
volume
control
18
19
20
BOUT
GOUT
ROUT
8
SUPPLY
TEST
TUNING
LUMINANCE
SWITCH
Y DELAY
PEAKING
PWL
OUTPUT
STAGES
DEC DIG
11
9
10
52
12
16
13
15
14
26
21
25
17
MBC214 - 1
CVBS INT
CVBS EXT
PEAKIN
CON
SAT RGBIN
BRI
GND2 GND1 V P
CHROMA
DEC BG
DEC FT
Fig.3 Block diagram for TDA8362.
11039373.087.png 11039373.088.png 11039373.089.png 11039373.090.png 11039373.091.png 11039373.092.png 11039373.093.png 11039373.095.png 11039373.096.png 11039373.097.png 11039373.098.png 11039373.099.png 11039373.100.png 11039373.101.png 11039373.102.png 11039373.103.png 11039373.104.png 11039373.002.png 11039373.003.png 11039373.004.png 11039373.005.png 11039373.006.png 11039373.007.png 11039373.008.png 11039373.009.png 11039373.010.png 11039373.011.png

Plik z chomika:

Inne pliki z tego folderu:

Inne foldery tego chomika:

Zgłoś jeśli naruszono regulamin