SSM2163.PDF
(
272 KB
)
Pobierz
a
Digitally Controlled
8
3
2 Audio Mixer
SSM2163
FEATURES
Each of 8 Inputs Can Be Assigned to Either or Both
Outputs
Voltage Inputs and Outputs – No Need For External
Amplifiers
Each Input Provides 63 dB of Attenuation in 1 dB Steps,
Plus Mute
–82 dBu Signal-to-Noise Ratio (0 dBu = 0.775 V
rms)
+10 dBu of Headroom
0.007% THD+N (Unity Gain, @ 1 kHz, 0 dBu)
Power-Up/System Mute Feature
Industry-Standard 3-Wire Serial Interface
Data Out Terminal Permits Daisy Chaining of Multiple
SSM2163s
Single or Dual Supply Operation
28-Pin Plastic DIP and SOIC Package
SIMPLIFIED BLOCK DIAGRAM
D
C
A
V
IN1
SSM2163
D
C
A
V
IN2
V
CC
V
EE
ACOM
AGND
VOLTAGE
REFERENCE
GENERATOR
D
C
A
V
IN3
D
C
A
V
IN4
V
OUTL
OUTPUT
SWITCHING
NETWORK
D
C
A
V
IN5
APPLICATIONS
Multimedia System Mixing
Audio Mixing Consoles
Broadcast Equipment
Intercom/Paging Systems
Musical Instruments
V
OUTR
D
C
A
SYSTEM MUTE
DATA OUT
CLK
DA
TA
LD
WRITE
DGND
V
DD
V
SS
V
IN6
SHIFT
REGISTER
AND
ADDRESS
DECODER
D
C
A
V
IN7
D
C
A
V
IN8
GENERAL DESCRIPTION
The SSM2163 provides eight audio inputs, each of which can
be mixed under digital control to a stereo output. Each input
channel can be attenuated up to 63 dB in 1 dB intervals, plus
fully muted. Additionally, any input can be assigned to either or
both outputs. A standard 3-wire serial interface is employed,
plus a Data Out terminal to facilitate daisy chaining of multiple
mixer ICs. No external components are required for normal
operation.
Excellent audio performance is attained. The SSM2163 has a
signal-to-noise ratio of –82 dBu (0 dBu = 0.775 V rms), with
10 dBu of headroom resulting in total dynamic range of 92 dBu.
Total harmonic distortion plus noise is 0.007% at 1 kHz with all
levels set at unity gain.
DCA: DIGITALLY CONTROLLED ATTENUATOR
The SSM2163 can be operated from single (+5 V to +14 V) or
dual (± 4 V to ± 7 V) supplies, and is housed in 28-pin plastic
DIP and SOIC packages.
The SSM2163 is an ideal companion product to the Analog
Devices family of stereo codecs in high performance multi-
media systems requiring mixing of multiple signals.
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
© Analog Devices, Inc., 1995
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703
SSM2163–SPECIFICATIONS
(V
S
=
6
5 V, A
V
= 0 dB, V
IN
= 0 dBu = 0.775 V rms, f
AUDIO
= 1 kHz, f
CLK
= 250 kHz, R
L
= 100 k
V
,
ELECTRICAL SPECIFICATIONS
Parameter
–40
8
C < T
A
< +85
8
C, unless otherwise noted. Typical specifications apply at T
A
= +25
8
C.)
Conditions
Min
Typ
Max
Units
AUDIO PERFORMANCE
Noise
V
IN
= GND, 20 kHz Bandwidth
–82
dBu
Headroom
Clip Point = 1% THD+N
+10
dBu
Total Harmonic Distortion Plus Noise
2nd and 3rd Harmonics Only
A
V
= 0 dB
0.007
0.03
%
A
V
= –20 dB
0.02
%
A
V
= 0 dB, V
S
= +5 V, Single Supply
0.035
%
ANALOG INPUT
Input Impedance
7
10
15
kW
VOLUME CONTROL
Step Size
1.0
dB
Gain Error
Relative to Same Channel
0 dB Attenuation
0.1
1.0
dB
–20 dB Attenuation
0.1
dB
–40 dB Attenuation
0.25
Gain Match Error
Channel-to-Channel; Same Level Setting
0 dB Attenuation
0.01
dB
–20 dB Attenuation
0.05
dB
–40 dB
0.4
dB
Mute Attenuation
64
dB
ANALOG OUTPUT
Output Impedance
15
W
Output Current
500
m
A
Minimum Resistive Load
THD = 1%
4
k
W
Maximum Capacitive Drive
5000
pF
Offset Voltage
Channel Muted
50
mV
CONTROL SECTION
Logic Input LO
0.8
V
Logic Input HI
2.0
V
Logic Input Current
Logic LO or HI
1
m
A
Logic Out LO
I
OUT
= 0.2 mA
0.4
V
Logic Out HI
I
OUT
= 0.2 mA
2.4
V
Timing Characteristics
See Timing Diagram
REFERENCE (ACOM)
Output Voltage
V
S
= +10 V (Single Supply)
4.7
5.0
5.3
V
Output Impedance
10
W
Load Regulation
–0.5 mA £ I
L
£ +0.5 mA (Single Supply)
0.2
%
POWER SUPPLIES
Supply Voltage Range
Dual Supply
± 4
± 7
V
Single Supply
+5
+14
V
Supply Current
V
S
= +10 V (Single Supply)
8
15
mA
Power Supply Rejection Ratio
Delta Gain
0.005
dB/V
Specifications subject to change without notice.
REV. 0
–2–
SSM2163
Timing Description
Timing
Symbol
Description
Min
Typ
Max
Units
t
CL
Input Clock Pulse Width
50
ns
t
CH
Input Clock Pulse Width
50
ns
t
DS
Data Setup Time
25
ns
t
DH
Data Hold Time
35
ns
t
CW
Positive CLK Edge to End of Write
25
ns
t
WC
Write to Clock Setup Time
35
ns
t
LW
End of Load Pulse to Next Write
20
ns
t
WL
End of Write to Start of Load
20
ns
t
L
Load Pulse Width
250
ns
t
W3
Load Pulse Width (3-Wire Mode)
250
ns
t
PD
Propagation Delay from Rising
10
80
160
ns
Clock to SDO Transition
(R
L
= 220 kW, C
L
= 20 pF)
NOTES
1. An idle HI (CLK-HI) or idle LO (CLK-LO) clock may be used. Data is latched on the positive
edge.
2. For SPI or microwire three-wire bus operation, tie LD to WRITE and use WRITE pulse to drive
both pins. (This generates an automatic internal LD signal.)
3. If an idle HI clock is used, t
CW
and t
WL
are measured from the final negative transition to the idle
state.
4. The first data byte selects an address (MSB HI), and subsequent MSB LO states set gain levels. Re-
fer to the Address/Data Decoding Truth Table.
5. Data must be sent MSB first.
1
CLK
0
1
DATA
D7
D6
D5
D4
D3
D2
D1
D0
0
1
WRITE & LOAD
0
t
CL
t
CH
1
CLK
0
t
DH
t
DS
1
DATA
t
CW
0
t
W3
t
WC
1
WRITE & LOAD
0
t
PD
1
SDO
0
Figure 1. Three-Wire Mode Timing Diagram
REV. 0
–3–
SSM2163
1
CLK
0
1
DATA
D7
D6
D5
D4
D3
D2
D1
D0
0
1
WRITE
0
1
LD
0
t
CL
t
CH
1
CLK
0
t
DH
t
DS
1
DATA
0
t
CW
t
WC
1
WRITE
0
t
WL
t
LW
t
L
1
LOAD
0
t
PD
1
SDO
0
Figure 2. Four-Wire Mode Timing Diagram
REV. 0
–4–
SSM2163
ABSOLUTE MAXIMUM RATINGS
1
Supply Voltage
Dual Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PIN CONFIGURATIONS
Epoxy Plastic DIP (P-Suffix)
and SOIC (S-Suffix)
8 V
Single Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +16 V
Analog Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
±
±
V
S
SYSTEM MUTE
DGND
1
2
3
4
28
27
26
25
24
23
22
21
Logic Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
V
S
Output Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 mA
Operating Temperature Range . . . . . . . . . . . . –40
±
V
SS
DATA OUT
V
DD
DATA IN
CLK
°
C to +85
°
C
WRITE
Storage Temperature . . . . . . . . . . . . . . . . . . –65
°
C to +150
°
C
V
IN1
NC (SHIELD)
V
IN3
NC (SHIELD)
V
IN5
V
CC
5
LD
SSM2163
Junction Temperature (T
J
) . . . . . . . . . . . . . . . . . . . . . +150
°
C
6
NC (SHIELD)
TOP VIEW
(Not to Scale)
Lead Temperature (Soldering, 60 sec) . . . . . . . . . . . . . +300
°
C
7
V
IN2
8
NC (SHIELD)
THERMAL CHARACTERISTICS
Thermal Resistance
2
28-Pin Plastic DIP (SSM2163P)
q
JA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
9
20
19
18
V
IN4
10
NC (SHIELD)
V
IN7
V
EE
ACOM
V
OUTL
11
V
IN6
°
C/W
12
17
16
15
AGND
q
JC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
°
C/W
13
V
IN8
28-Pin SOIC (SSM2163S)
q
JA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
14
V
OUTR
°
C/W
q
JC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
°
C/W
TRANSISTOR COUNT
Number of Transistors . . . . . . . . . . . . . . . . . . 1711 MOSFETs
447 BJTs
ESD RATINGS
883 (Human Body) Model . . . . . . . . . . . . . . . . . . . . . . 1000 V
NOTES
1
Stresses above those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the
operation section of this specification is not implied. Exposure to absolute maxi-
mum rating conditions for extended periods may affect device reliability.
2
q
JA
is specified for worst-case conditions, i.e., q
JA
is specified for device in socket
for P-DIP and device soldered in circuit board for SOIC package.
ORDERING GUIDE
Temperature
Package
Package
Model
Range
Description
Option
SSM2163P
–40°C to +85°C
Plastic DIP
N-28
SSM2163S
–40°C to +85°C
SOIC
R-28
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the SSM2163 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
REV. 0
–5–
Plik z chomika:
kojczuch
Inne pliki z tego folderu:
SSM2163.PDF
(272 KB)
Inne foldery tego chomika:
DIGITAL
DOLBY
KOMPANDORY
PROCESORY
Zgłoś jeśli
naruszono regulamin