ADP3020.pdf

(303 KB) Pobierz
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
a
High-Efficiency Notebook Computer
Power Supply Controller
ADP3020
FEATURES
Wide Input Voltage Range: 4.5 V to 25 V
High Conversion Efficiency > 96%
Integrated Current Sense—No External Resistor Required
Low Shutdown Current: 7
GENERAL DESCRIPTION
The ADP3020 is a highly efficient dual synchronous buck switch-
ing regulator controller optimized for converting the battery or
adapter input into the system supply voltages required in note-
book computers. The ADP3020 uses a dual-mode PWM/Power
Saving Mode architecture to maintain efficiency over a wide
load range. The oscillator frequency can be programmed for
200 kHz, 300 kHz, or 400 kHz operation, or it can be synchro-
nized to an external clock signal of up to 600 kHz.
The ADP3020 provides accurate and reliable short circuit pro-
tection using an internal current sense circuit, which reduces
cost and increases overall efficiency. Other protection features
include programmable soft-start, UVLO, and integrated output
undervoltage/overvoltage protection. The ADP3020 contains a
linear regulator controller that is designed to drive an external
P-channel MOSFET or PNP transistor. The linear regulator
output is adjustable, and can be used to generate the auxiliary
voltages required in many laptop designs.
A (Typical)
Dual Synchronous Buck Controllers with Selectable
PWM/Power-Saving Mode Operation
Built-In Gate Drive Boost Circuit for Driving External
N-Channel MOSFETs
Two Independently Programmable Output Voltages
Fixed 3.3 V or Adjustable (1.25 V to VIN–0.5 V)
Fixed 5 V or Adjustable (1.25 V to VIN–0.5 V)
Programmable PWM Frequency
Integrated Linear Regulator Controller
Extensive Circuit Protection Functions
38-Lead TSSOP Package
APPLICATIONS
Notebook Computers and PDAs
Portable Instruments
General Purpose DC-DC Converters
FUNCTIONAL BLOCK DIAGRAM
V IN
5.5V TO 25V
ADP3020
PFO
1.20V
5V LINEAR
REF
Q1
Q3
L2
L1
5V
3.3V
5V
SMPS
3.3V
SMPS
3.3V
SMPS
Q2
Q4
SS3
SS5
Q5
LINEAR
CONTROLLER
PWRGD
2.5V
POWER-ON
RESET
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 2000
876359596.075.png 876359596.086.png 876359596.097.png 876359596.108.png 876359596.001.png 876359596.011.png 876359596.022.png 876359596.028.png 876359596.029.png 876359596.030.png 876359596.031.png 876359596.032.png 876359596.033.png 876359596.034.png 876359596.035.png 876359596.036.png 876359596.037.png 876359596.038.png 876359596.039.png 876359596.040.png 876359596.041.png 876359596.042.png 876359596.043.png 876359596.044.png 876359596.045.png 876359596.046.png 876359596.047.png 876359596.048.png 876359596.049.png 876359596.050.png 876359596.051.png 876359596.052.png 876359596.053.png 876359596.054.png 876359596.055.png 876359596.056.png 876359596.057.png 876359596.058.png 876359596.059.png 876359596.060.png 876359596.061.png 876359596.062.png 876359596.063.png 876359596.064.png 876359596.065.png 876359596.066.png 876359596.067.png 876359596.068.png 876359596.069.png 876359596.070.png 876359596.071.png 876359596.072.png 876359596.073.png 876359596.074.png 876359596.076.png 876359596.077.png 876359596.078.png 876359596.079.png 876359596.080.png 876359596.081.png 876359596.082.png 876359596.083.png 876359596.084.png 876359596.085.png 876359596.087.png 876359596.088.png 876359596.089.png 876359596.090.png 876359596.091.png 876359596.092.png 876359596.093.png 876359596.094.png 876359596.095.png 876359596.096.png 876359596.098.png 876359596.099.png 876359596.100.png 876359596.101.png 876359596.102.png 876359596.103.png 876359596.104.png 876359596.105.png 876359596.106.png 876359596.107.png 876359596.109.png 876359596.110.png
 
ADP3020–SPECIFICATIONS (@ T A = –40 C to +85 C, VIN = 12 V, SS5 = SS3 = INTVCC, INTVCC Load = 0 mA,
REF Load = 0 mA, MODE = 0 V, SYNC = 0 V, SD = 5 V, unless otherwise noted.)
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
INTERNAL 5 V REGULATOR
INTVCC
Input Voltage Range
5.5
25
V
5 V Voltage
T A = 25
°
C
4.95
5.025
5.15
V
Line Regulation
5.5 V
VIN
25 V
0.3
mV/V
Total Variation
Line, Temp
4.8
5.2
V
Switchover Voltage
AUXVCC from Low to High
4.65
4.75
4.85
V
Switchover Hysteresis
AUXVCC from High to Low
100
mV
Undervoltage Lockout
INTVCC Falling
3.6
3.8
4.2
V
Threshold Voltage
Undervoltage Lockout
120
mV
Hysteresis
REFERENCE
Output Voltage 2
REF
5.5 V
VIN
25 V
1.185
1.197
1.209
V
SUPPLY CURRENT
I Q
Shutdown Current
SD = 0 V
7
15
µA
Standby Current
SS3 = SS5 = SD2 = 0 V
250
400
µA
SD = 5 V
Quiescent Current
No Loads, MODE = 5 V
0.95
1.8
mA
(PWM Mode)
SS3 = SS5 = SD2 =5 V
FB5 = FB3 = FB2 = 1.25 V,
ADJ/ FX5 = ADJ/ FX3 = 5 V
Quiescent Current
No Loads, MODE = 0 V
650
µA
(Power-Saving Mode)
SS3 = SS5 = SD2 = 5 V
FB5 = FB3 = FB2 = 1.25 V,
ADJ/ FX5 = ADJ/ FX3 = 5 V
OSCILLATOR
Frequency
f OSC
SYNC = AGND
176
200
224
kHz
SYNC = REF
264
300
336
kHz
SYNC = INTVCC
352
400
448
kHz
SYNC Input
Frequency Range
230
600
kHz
Input Low Voltage 3
t F
200 ns
0.4
V
Input High Voltage 3
t R
200 ns
4.6
V
Input Current
SYNC = REF
1.2
µ
A
POWER GOOD
PWRGD
Output Voltage In Regulation
10 k
Pull-Up to 5 V
4.8
V
Output Voltage Out of Regulation
10 kΩ Pull-Up to 5 V
0.4
V
FB5 < 90% of Nominal
Output Value
PWRGD Trip Threshold
FB5 Rising
–8
–4
–2
%
PWRGD Hysteresis
FB5 Falling
4
%
CPOR Pull-Up Current
CPOR = 1.2 V
2.5
µ
A
ERROR AMPLIFIER
DC Gain
67
dB
Gain-Bandwidth Product
GBW
10
MHz
Input Leakage Current
I EAN
ADJ/ FX5 = ADJ/ FX3 = 5 V
200
nA
MAIN SMPS CONTROLLERS
Fixed 5 V Output Voltage
FB5
PWM Mode
5.5 V
VIN
25 V, ADJ/ FX5 = 0 V
4.90
5.0
5.10
V
Power-Saving Mode
5.5 V
VIN
25 V, ADJ/ FX5 = 0 V
4.925
5.025
5.125
V
Fixed 3.3 V Output Voltage
FB3
PWM Mode
5.5 V
VIN
25 V, ADJ/ FX3 = 0 V
3.234
3.3
3.366
V
Power-Saving Mode
5.5 V
VIN
25 V, ADJ/ FX3 = 0 V
3.250
3.316
3.382
V
REV. 0
–2–
876359596.111.png 876359596.112.png 876359596.113.png 876359596.114.png 876359596.115.png 876359596.116.png
 
ADP3020
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
Adjustable Output Voltage
PWM Mode
EAN5,
5.5 V
VIN
25 V,
1.173
1.197
1.221
V
EAN3
ADJ/ FX5 = ADJ/ FX3 = 5 V
Power-Saving Mode
FB5, FB3
5.5 V
VIN
25 V,
1.179
1.203
1.227
V
ADJ/ FX5 = ADJ/ FX3 = 5 V
Output Voltage Adjustment Range 3
FB5, FB3
ADJ/ FX5 = ADJ/ FX3 = 5 V
1.25
VIN–0.5
V
Current Limit Threshold (PWM Mode)
CLSET5 = CLSET3 = Floating
5.5 V
VIN
25 V, T A = 25
°
C
54
72
90
mV
CLSET5 = CLSET3 = 0 V
5.5 V
VIN
25 V, T A = 25
°
C
115
144
173
mV
Current Limit Threshold
(Power-Saving Mode)
CLSET5 = CLSET3 = Floating
5.5 V
VIN
25 V, T A = 25
°
C
16
mV
CLSET5 = CLSET3 = 0 V
5.5 V
VIN
25 V, T A = 25
°
C
35
mV
Power-Saving Mode Trip Threshold
CLSET5 = CLSET3 = 0 V, T A = 25
°
C
28
mV
Soft-Start Current
SS3 = SS5 = 3 V
4
µ
A
Soft-Start Turn-On Threshold
SS5, SS3
0.7
1.2
1.8
V
Feedback Input Leakage Current
I FB
ADJ/ FX5 = ADJ/ FX3 = 5 V,
200
nA
FB = 1.2 V
Maximum Duty Cycle 3
D MAX
VIN = 5.5 V, SYNC = AGND
94
99
%
Transition Time (DRVH/DRVL)
Rise
t R
C LOAD = 3000 pF, 10%–90%
40
70
ns
Fall
t F
C LOAD = 3000 pF, 90%–10%
40
70
ns
Logic Input Low Voltage
MODE, SD , ADJ/ FX3 , ADJ/ FX5
0.6
V
Logic Input High Voltage
MODE, SD , ADJ/ FX3 , ADJ/ FX5
2.4
V
LINEAR REGULATOR CONTROLLER
Feedback Threshold
FB2
1.176
1.20
1.224
V
SD2 Pull-Up Current
SD2
SD2 = 1.2 V
4
µ
A
SD2 Threshold
0.7
1.2
1.8
V
Current Sinking Capability
DRV2
DRV2 = 2 V, FB2 = 1 V, SD2 = 5 V
20
45
mA
FB2 Input Leakage Current
I FB
FB2 = 1.2 V
50
nA
POWER-FAIL COMPARATOR
PFI Input Threshold
PFO from High to Low
1.176
1.20
1.224
V
PFI Input Hysteresis
24
mV
PFI Input Current
200
nA
PFO High Voltage
10 k
Pull-Up to 5 V
4.8
V
PFO Low Voltage
10 kΩ Pull-Up to 5 V
0.4
V
FAULT PROTECTION
Output Overvoltage Trip Threshold
With Respect to Nominal Output
115
120
125
%
Output Undervoltage Lockout Threshold
With Respect to Nominal Output
75
80
85
%
NOTES
1 All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods.
2 The reference’s line-regulation error is insignificant. The reference cannot be used for external load.
3 Guaranteed by design, not tested in production.
Specifications subject to change without notice.
REV. 0
–3–
876359596.002.png 876359596.003.png 876359596.004.png 876359596.005.png
 
ADP3020
PIN FUNCTION DESCRIPTIONS
Pin No.
Mnemonic
Function
1
CS5
Current Sense Input for top N-Channel MOSFET of the 5 V Buck Converter. Connect to the drain of
the top N-channel MOSFET.
2
FB5
Feedback Input for the 5 V Buck Converter. Connect to the output sense point in fixed output mode.
Connect to an external resistor divider in adjustable output mode.
3
EAN5
Inverting Input of the Error Amplifier of the 5 V Buck Converter. Use for external loop compensation
only in fixed output mode. In adjustable output mode, connect to an external resistor divider.
4
EAO5
Error Amplifier Output for the 5 V Buck Converter.
5
ADJ/ FX5
TTL Logic Input. When ADJ/ FX5 = 0 V, fixed output mode, connect FB5 to the output sense point.
When ADJ/ FX5 = 5 V, adjustable output mode, connect FB5 to the external resistor divider.
6
SS5
Soft Start for the 5 V Buck Converter. Also used as an ON/OFF Pin.
7
CLSET5
Current Limit Setting. A resistor can be connected from AGND to CLSET5. A minimum current
limit is obtained by leaving it unconnected. A max current limit is obtained by connecting it to AGND.
8
REF
1.2 V Bandgap Reference. Bypass it with a capacitor (1 nF typical) to AGND. REF cannot be used
directly with an external load.
9
AGND
Analog Signal Ground.
10
CLSET3
Current Limit Setting. A resistor can be connected from AGND to CLSET3. A minimum current
limit is obtained by leaving it unconnected. A max current limit is obtained by connecting it to AGND.
11
MODE
TTL Logic Input. MODE = 5 V, always in constant frequency PWM mode; MODE = 0 V, PWM
mode at moderate and heavy loads, and Power Saving (PSV) Mode at light load.
12
SYNC
Oscillator Synchronization and Frequency Select. f OSC = 200 kHz, when SYNC = 0 V; f OSC = 300 kHz, if
SYNC is tied to the REF Pin; f OSC = 400 kHz, when SYNC = 5 V. Oscillator can be synchronized with an
external source through the SYNC Pin.
13
SS3
Soft Start for the 3.3 V Buck Converter. Also used as an ON/OFF Pin
14
ADJ/ FX3
TTL Logic Input. When ADJ/ FX3 = 0 V, fixed output mode, connect FB3 to the output sense point.
When ADJ/ FX3 = 5 V, adjustable output mode, connect FB3 to external resistor divider.
15
EAO3
Error Amplifier Output for the 3.3 V Buck Converter.
16
EAN3
Error Amplifier Inverting Input of the 3.3 V Buck Converter. Use for external loop compensation only in
fixed output mode. In adjustable output mode, connect to an external resistor divider.
17
FB3
Feedback Input for the 3.3 V Buck Converter. Connect to output sense point in fixed output mode.
Connect to an external resistor divider in adjustable output mode.
18
CS3
Current Sense Input for Top N-Channel MOSFET of the 3.3 V Buck Converter. It should be con-
nected to the drain of the N-channel MOSFET.
19
PFI
The (–) Input of a comparator that can be used as a power fail detector. The positive input is connected
to the 1.20 V reference. There is a 24 mV hysteresis for this comparator.
20
PFO
Open Drain Output. This pin will sink current when the PFI pin is lower than 1.20 V. Otherwise, PFO
is floating.
21
PWRGD
Power Good Output. PWRGD goes low with no delay, whenever the 5 V output drops 8% below its
nominal value. When the 5 V output is within –4% of its nominal value, PWRGD will be released after a
time delay determined by the timing capacitor on the CPOR pin.
22
CPOR
Connect a capacitor between CPOR and AGND to set the delay time for the PWRGD pin. A 2.5 µA
pull-up current is used to charge the capacitor. A manual reset ( MR ) function can also be implemented
by grounding this pin.
23
SD2
Shutdown input for the Linear Regulator Controller.
24
FB2
Feedback for the Linear Regulator Controller.
25
DRV2
Open Collector Output for the Linear Regulator Controller.
26
BST3
Boost Capacitor Connection for High Side Gate Driver of the 3.3 V Buck Converter.
27
DRVH3
High Side Gate Driver for 3.3 V Buck Converter.
28
SW3
Switching Node (Inductor) Connection of the 3.3 V Buck Converter.
29
DRVL3
Low Side Gate Driver of 3.3 V Buck Converter.
30
VIN
Main Supply Input (4.5 V to 25 V).
REV. 0
–4–
876359596.006.png 876359596.007.png
ADP3020
PIN FUNCTION DESCRIPTIONS (Continued)
Pin No.
Mnemonic
Function
31
INTVCC
Linear Regulator Bypass for the internal 5 V LDO. Bypass this pin with a 4.7 µF capacitor to AGND.
32
AUXVCC
Supply Switch Over. When AUXVCC > 4.75 V, and both of the switchers are in Power Saving mode,
the internal 5 V LDO is turned off. The chip is powered by AUXVCC pin. There is a 2% hysteresis for
this pin.
33
SD
Shutdown Control Input, Active Low. If SD = 0 V, the chip is in shutdown with very low quiescent cur-
rent. For automatic start-up, connect SD to V IN directly.
34
PGND
Power Ground.
35
DRVL5
Low Side Driver for 5 V Buck Converter.
36
SW5
Switching Node (Inductor) Connection for 5 V Buck Converter.
37
DRVH5
High Side Gate Driver for 5 V Buck Converter.
38
BST5
Boost Capacitor Connection for High Side Gate Driver of the 5 V Buck Converter.
PIN CONF IG URATION
ABSOLUTE MAXIMUM RATINGS *
VIN to AGND . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +27 V
AGND to PGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 0.3 V
INTVCC . . . . . . . . . . . . . . . . . . . . . . AGND – 0.3 V to +6 V
BST5, BST3 to PGND . . . . . . . . . . . . . . . . . –0.3 V to +32 V
BST5 to SW5 . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +6 V
BST3 to SW3 . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +6 V
CS5, CS3 . . . . . . . . . . . . . . . . . . . . . . AGND – 0.3 V to VIN
SW3, SW5 to PGND . . . . . . . . . . . . . . –0.3 V to VIN + 0.3 V
SD . . . . . . . . . . . . . . . . . . . . . . . . . AGND – 0.3 V to +27 V
DRVL5/3 to PGND . . . . . . . . . –0.3 V to (INTVCC + 0.3 V)
DRVH5/3 to SW5/3 . . . . . . . . . –0.3 V to (INTVCC + 0.3 V)
All Other Inputs and Outputs
. . . . . . . . . . . . . . . . . . AGND – 0.3 V to INTVCC + 0.3 V
θ JA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98°C/W
Operating Ambient Temperature Range . . . . –40°C to +85°C
Junction Temperature Range . . . . . . . . . . . . –40°C to +150°C
Storage Temperature Range . . . . . . . . . . . . –65°C to +150°C
Lead Temperature Range (Soldering 10 sec) . . . . . . . . . 300°C
* This is a stress rating only; operation beyond these limits can cause the device to
be permanently damaged.
CS5
FB5
EAN5
EAO5
1
2
3
4
38
37
36
35
34
33
BST5
DRVH5
SW5
DRVL5
PGND
SD
AUXVCC
INTVCC
VIN
DRVL3
SW3
DRVH3
BST3
DRV2
FB2
SD2
CPOR
PWRGD
ADJ/FX5
5
SS5
CLSET5
REF
AGND
CLSET3
MODE
SYNC
SS3
6
32
31
30
7
ADP3020
8
TOP VIEW
(Not to Scale)
9
29
28
27
10
11
12
13
26
25
24
14
ADJ/FX3
EAO3
EAN3
FB3
CS3
15
16
23
22
21
17
18
PFI
19
20
PFO
ORDERING GUIDE
Model
Temperature Range
Package Description
Package Option
ADP3020ARU
–40°C to +85°C
Thin Shrink Small Outline
RU-38
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although
the ADP3020 features proprietary ESD protection circuitry, permanent damage may occur on
devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are
recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
REV. 0
–5–
876359596.008.png 876359596.009.png 876359596.010.png 876359596.012.png 876359596.013.png 876359596.014.png 876359596.015.png 876359596.016.png 876359596.017.png 876359596.018.png 876359596.019.png 876359596.020.png 876359596.021.png 876359596.023.png 876359596.024.png 876359596.025.png 876359596.026.png 876359596.027.png
 
Zgłoś jeśli naruszono regulamin