4541.PDF

(247 KB) Pobierz
PROGRAMMABLE TIMER
HCC4541B
HCF4541B
PROGRAMMABLE TIMER
16 STAGE BINARI COUNTER
LOW SYMMETRICAL OUTPUT RESISTANCE,
TYPICALLY 100 OHM AT V DD = 15V
OSCILLATOR FREQUENCY RANGE : DC TO
100kHz
AUTO OR MASTER RESET DISABLES OSCIL-
LATOR DURING RESET TO REDUCE POWER
DISSIPATION
OPERATES WITH VERY SLOW CLOCK RISE
AND FALL TIMES
BUILT-IN LOW-POWER RC OSCILLATOR
EXTERNAL CLOCK (applied to pin 3) CAN BE
USED INSTEAD OF OSCILLATOR
OPERATES AS 2 N FREQUENCY DIVIDER OR
AS A SINGLE-TRANSITION TIMER
Q/Q SELECT PROVIDES OUTPUT LOGIC
LEVEL FLEXIBILITY
CAPABLE OF DRIVING SIX LOW POWER TTL
LOADS, THREE LOW-POWER SCHOTTKY
LOADS, PR SIX HTL LOADS OVER THE
RATED TEMPERATURE RANGE
SYMMETRICAL
EY
(Plastic Package)
F
(Ceramic Frit Seal Package)
M1
(Micro Package)
C1
(Plastic Chip Carrier)
ORDER CODES :
HCC4541 BF
HCF4541 BM1
PIN CONNECTION (top view)
OUTPUT
CHARAC-
TERISTICS
100% TESTED FOR QUIESCENT CURRENT
AT 20V
5-10-15V PARAMETRIC RATINGS
MEETS ALL REQUIREMENTS OF JEDEC TEN-
TATIVE STANDARD N 13A, ”STANDARD SPE-
CIFICATIONS FOR DESCRIPTION OF ’ B ’
SERIES CMOS DEVICES”
DESCRIPTION
The HCC/HCF4541B Programmable Timer is com-
posed of a 16-stage binary counter, an oscillator
controlled by 2 external resistors and a capacitor, an
output control logic and an automatic power-on
reset circuit. The counter varies on positive-edge
clock transation and it can be cleared by the MAS-
TER RESET input. The output from this timer is the
Q or Q output from the 8th, 13th, or 16th counter
stage. The choice of the stage depends on the time-
select inputs A or B (see frequency selection table).
The output is available in one of the two modes that
can be selected via the MODE input, pin 10 (see
truth table). The output turns out as a continuous
square wave, with a frequency equal to the oscillator
frequency divided by 2 N . When this MODE input is
November 1996
1/11
HCF4541 BEY
HCF4541 BC1
293946674.002.png
HCC/HCF4541B
a logic ” 1 ”, when it is a logic ” 0 ” and after a MAS-
TER RESET is started, and Q output has been se-
lected, the output goes up to a high state after 2 N-1
counts. It remains in that state till another MASTER
RESET pulse is apply or the mode input is a logic ”
1 ”. The process starts by setting the AUTO RESET
input (pin 5) to logic ” 0 ” and switching power on. If
pin 5 is set to logic ” 1 ”, the AUTO RESET circuit is
not enabled and counting cannot start till a positive
MASTER RESET pulse is applied, returning to a low
level. The AUTO RESET consumes a remarkable
amount of power and should not be used if low-
power operation is wanted.
The frequency of the oscillator depends on the RC
network. It can be calculated using the following for-
mula:
1
2.3 R TC C TC
where f is between 1 kHz and 100 kHz
and RS
f
=
.
10 k
W
and
9
2R TC
RC Oscillator Circuit.
FUNCTIONAL DIAGRAM
2/11
293946674.003.png
HCC/HCF4541B
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
V DD * Supply Voltage : HCC Types
HCF Types
– 0.5 to + 20
– 0.5 to + 18
V
V
V I
Input Voltage
– 0.5 to V DD + 0.5
V
I I
DC Input Current (any one input)
±
10
mA
P tot
Total Power Dissipation (per package)
Dissipation per Output Transistor
for T op = Full Package-temperature range
200
mW
100
mW
T op
Operating Temperature : HCC Types
HCF Types
– 55 to + 125
–40to+85
C
°
C
C
Stresses above those listed under ” Absolute Maximum Ratings ” may cause permanent damage to the device. This is a stress
rating only and functional operation of the device at these or any other conditions above those indicated in the operational sec-
tions of this specifi cation is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device
reliability.
* All voltages are with respect to V SS (GND).
– 65 to + 150
°
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Value
Unit
V DD Supply Voltage : HCC Types
HCF Types
3to 18
3to 15
V
V
V I
Input Voltage
0 to V DD
V
T op
Operating Temperature : HCC Types
HCF Types
– 55 to 125
–40to85
C
°
C
LOGIC DIAGRAM
3/11
°
T stg Storage Temperature
°
293946674.004.png
HCC/HCF4541B
STATIC ELECTRICAL
Test Conditions
Value
Symbol
Parameter
V I
(V)
V O
(V)
I O
(uA
)
V DD
(V)
T Low
25
°
C
T High
Unit
Min. Max. Min. Typ. Max. Min. Max.
I L
Quiescent
Current
0/5
5
5
0.04
5
150
HCC
Types
0/10
10
10
0.04 10
300
0/15
15
20
0.04 20
600
m
A
0/20
20
100
0.08 100
3000
0/5
5
5
0.04
5
150
HCF
Types
0/10
10
10
0.04 10
300
0/15
15
20
0.04 20
600
V OH Output High
Voltage
0/5
< 1 5
4.95
4.95
4.95
0/10
< 1 10
9.95
9.95
9.95
V
0/15
< 1 15 14.95
14.95
14.95
V OL Output Low
Voltage
5/0
< 1 5
0.05
0.05
0.05
10/0
< 1 10
0.05
0.05
0.05
V
15/0
< 1 15
0.05
0.05
0.05
V IH Input High
Voltage
0.5/4.5 < 1 5
3.5
3.5
3.5
1/9
< 1 10
7
7
7
V
1.5/13.5 < 1 15
11
11
11
V IL Input Low
Voltage
4.5/0.5 < 1 5
1.5
1.5
1.5
9/1
< 1 10
3
3
3
V
13.5/1.5 < 1 15
4
4
4
I OH Output
Drive
Current
0/5
4.6
5
– 1.9
– 1.55 – 3.1
– 1.08
HCC
Types
0/5
2.5
5
– 6.2
– 5 – 10
– 3
0/10
9.5
10 – 5.0
– 4
– 8
– 2.8
0/15
13.5
15 – 12.6
– 10 – 20
– 7.2
mA
0/5
4.6
5
– 1.85
– 1.55 – 3.1
– 1.26
HCF
Types
0/5
2.5
5
– 6.0
– 5 – 10
– 4.1
0/10
9.5
10 – 4.8
– 4
– 8
– 3.3
0/15
13.5
15
– 12
– 10 – 20
– 8.4
I OL Output
Sink
Current
0/5
0.4
5
1.9
1.55 3.1
1.08
HCC
Types
0/10
0.5
10
5.0
4
8
2.8
0/15
1.5
15
12.6
10
20
7.2
mA
0/5
0.4
5
1.85
1.55 3.1
1.26
HCF
Types
0/10
0.5
10
4.8
4
8
3.3
0/15
1.5
15
12
10
20
8.4
I IH ,I IL Input
Leakage
Current
0/18 Any Input
18
±
0.1
±
0.1 –
5
±
0.1
±
1
m
A
C I
Input Capacitance
Any Input
5
7.5
pF
*T Low = - 55C for HCC device : - 40C for HCF device.
*T High = + 125C for HCC device : + 85C for HCF device.
The Noise Margin for both ” 1 ” and ” 0 ” level is : 1V min. with V DD = 5V 2V min. with V DD = 10V 2.5V min. with V DD =15V
4/11
293946674.005.png
HCC/HCF4541B
DYNAMIC ELECTRICAL CHARACTERISTICS (T amb =25
°
C, C L = 50pF, R L = 200k
W
,
typical temperature coefficient for all V DD values is 0.3%/
°
C, all input rise and fall time = 20ns)
Symbol
Parameter
VDD
(V)
Values
Unit
Min.
Typ.
Max.
(2 8 )
t PHL
t PLH
Propagation Delay Time
Clock to Q
5
3.5
10.5
10
1.25
3.8
m
s
15
0.9
2.9
(2 16 )
t PHL
t PLH
5
6
18
10
3.5
10
m
s
15
2.5
7.5
t THL
Transition Time
5
100
200
10
50
100
15
40
80
ns
t TLH
5
180
360
10
90
180
15
65
130
Master Reset, Clock Pulse Width
5
900
300
10
300
100
ns
15
225
85
f CL
Maximum Clock Pulse Input Frequency
5
1.5
10
4
MHz
15
6
tr, tf
Maximum Clock Pulse Input Rise or Fall Time
5
10
15
Unlimited
m
s
5/11
293946674.001.png

Plik z chomika:

Inne pliki z tego folderu:

Inne foldery tego chomika:

Zgłoś jeśli naruszono regulamin